引用:
作者kyougi
把CPU拿到別的板子上開完VT再拿回來
|
問題是CPU reset後的default值又不是user可以說改就改的,再說就算能改BIOS會不會多管閒事到去把它關掉也不是user可以控制的

....
引用:
作者supermaxfight
我也有相同的問題
就是如果主機板BIOS上面根本就沒有VT的開關
那裝上有VT功能的CPU,這樣是否有正常運作VT功能
|
VMM如果有log應該可以看得出來,以下是在DT上同一棵X2 3600在BIOS中enable/disable SVM時VMM的log....
SVM enabled時....
引用:
00:00:00.950 HWACMM: AMD cpu with erratum 170 family f model 4b stepping 2
00:00:00.950 HWACMM: cpuid 0x80000001.u32AMDFeatureECX = 1f
00:00:00.950 HWACMM: cpuid 0x80000001.u32AMDFeatureEDX = ebd3fbff
00:00:00.950 HWACCM: SVM revision = 1
00:00:00.950 HWACCM: SVM max ASID = 64
00:00:00.950 HWACCM: SVM features = 0
00:00:00.959 HWACCM: 32-bit guest supported.
|
SVM disabled時(BTW,原先BIOS中關於SVM的選項被設為隱藏且default值是disabled就是如此,要自行用modbin之類把SVM選項打開user才有機會修改

)....
引用:
00:00:01.426 HWACCM: No VMX or SVM CPU extension found. Reason VERR_SVM_DISABLED
00:00:01.435 HWACCM: VMX MSR_IA32_FEATURE_CONTROL=0
|
引用:
作者MR. RC
intel VT有分為CPU的VT-x與chipset的VT-d,CPU端記得沒錯著重於指令集上面(AMD應該也是),晶片組部份則是著著重於IO。
|
A社的
IOMMU應該和VT-d是類似的東東,其pdf中寫著....
引用:
1 Overview
The I/O Memory Management Unit (IOMMU) is a chipset function that translates addresses used in DMA
transactions and protects memory from illegal access by I/O devices.
The IOMMU can be used to:
• Replace the existing GART mechanism.
• Remap addresses above 4GB for devices that do not support 64-bit addressing.
• Allow a guest OS running under a VMM to have direct control of a device.
• Provide fine-grain control of device access to system memory.
• Enable a device direct access to user space I/O.
|
不過鵝也沒仔細研究過就是了


....